Resistor-Transistor Logic was an early form of logic used in the 1950's and early 1960's. RTL was made from discrete transistors and resistors and manufactured on printed circuit boards with several gates per board. These boards were plugged into board sockets with wiring on the socket pins determining the system function. RTL was a big improvement over vacuum tube technology previously used, requiring less than one quarter the space and one tenth the power dissipation. RTL was superceded in the 1960's by Diode-Transistor Logic and then Transistor-Transistor Logic, DTL and TTL respectively. DTL was initially made with discrete transistors and resistors before being integrated onto silicon. One early form of DTL, used by IBM Corp in the 360 family of computers, was really a hybrid technology. Transistor and diode chips were glued to a ceramic substrate and aluminum resistor paste was deposited on the substrate to make resistors. Finally the ceramic base and components were hermetically sealed in an aluminum can. This family was used extensively in IBM products in the middle to late 1960's. While this family was not a true integrated circuit, it was very successful and was less expensive than true integrated circuits for several years. By the early 1970's integrated circuits became quite common and DTL gave way to TTL which was more appropriate to integrated circuit technology.

While DTL is no longer commercially used, we will discuss it because it is similar to and easier to understand than TTL, and because designers still find the configuration of value. First, however, we will discuss diode logic which is the front end of the DTL gate and performs the actual logic operation.

DIODE LOGIC

![Diode logic and truth tables](image)

Two diode logic configurations are shown in Figure 1. The truth tables show that the first circuit performs a logical OR and the second circuit performs a logical AND. One problem with these circuits is that there is a voltage level shift through the circuit. If several circuits are cascaded as shown in Figure 2, the output voltage for each stage is approximately one diode voltage drop further away from the rail. Logic "0" rises for the
AND gate and logic "1" drops for the OR gate. Only a limited number of series cascaded circuits can be used before the logic levels must be restored to the rails. Even more serious is the voltage degradation for the cascaded AND-OR function.

![Figure 2. Cascaded diode logic showing level shifts.](image)

The obvious way to restore the logic level voltages is to use a double transistor inverter. However, it does not take a genius to notice the a single inversion on the end of each gate will make a NAND or a NOR gate and the logic level is automatically restored for each gate. The NAND gate is used extensively. As you no doubt recall, any logic expression can be implemented using just NAND gates. Thus, other forms are not necessary.

**DIODE TRANSISTOR LOGIC CIRCUITS**

A typical DTL NAND gate is shown in Figure 3. Observe the diode AND function on the front end and the transistor NOT at the output end. The extra resistors and diodes are used to maintain appropriate currents, to maintain proper functioning, and to guarantee certain noise margins. We will completely analyze this circuit, but will be particularly interested in the "terminal" characteristics of the gate. Our ultimate goal is to understand the operation of the gate so that the manufacturer’s specifications can be understood.

![Figure 3. DTL Circuit](image)

**ANALYSIS OF THE DTL GATE**

Analysis of the DTL gate is dependent on complete understanding of the currents within the gate under all logic conditions. First let us develop a generic understanding of the operation. Of particular importance will be the direction of currents at the terminals of the gate. As in most logic systems, the transistor will either be cutoff or saturated.
If all inputs are high, (+5v), no current will come out of the input diodes at the input and current will flow down through the first 5K resistor and through the diodes D1 and D2 toward the base of the transistor. Some current will split off and go down through the lower 5K resistor to ground. However, most of the current will go into the base of the transistor causing it to saturate, pulling the output low, $V_O = 0.2$ Volts. We will show this condition quantitatively shortly.

If one or more of the inputs to the gate are held low (0.2 V), then the current down through the 5K resistor will go out the input diode, away from the transistor base. Under this condition, the transistor will be cutoff and the output will be high with $V_O = 5$ Volts.

**ANALYSIS WITH INPUT LOW**

Quantitatively, we will start with one or more inputs held low, at 0.2 Volts. From the logic function of the NAND gate, we know that the output is supposed to be high. Therefore, the transistor must be cutoff. To begin with, we will assume the two diodes D1 and D2 in series will also be cutoff. All the current coming down through the 5K resistor must all go out through the input diode, causing it to be on. The circuit with the models indicated is shown in Figure 4. From this circuit we can calculate all voltages and currents and prove (or disprove) our assumptions about the condition of each element.

![Figure 4. DTL gate model with input low](image)

The voltage at point P is

$$V_P = 0.2 + 0.70 = 0.90 \text{ Volts.}$$

We need to show that this voltage is low enough that the two series diodes and the transistor will be cutoff. The argument is that if either diode carries current, then both must. Since 0.9 Volts is not enough across the pair to maintain conduction, then neither conducts. Given that the diodes are off, then the voltage at the base of the transistor is zero, and is also cutoff. We can verify that the input diode is conducting by observing that current $I_1$ is

$$I_1 = (5-0.9)/5K = 0.82 \text{ mA}$$
This current leaves through the input diode, hence it is on. The current entering the input terminal is

\[ I_{in} = -I_1 = -0.82 \text{ mA} \]

The negative sign occurs because the input current is defined as going into the terminal.

We can now verify that the output voltage is 5 Volts because the transistor has been shown to be cutoff. Thus,

\[ V_O = 5.0 \text{ Volts} \]

One other characteristic of the DTL gate that can be obtained at this point is the range of input voltages that will be recognized as a "low". From the logic function of the NAND gate, this can be translated into the question of how high the input voltage may rise and still keep the transistor cutoff.

The transistor will remain cutoff as long as the voltage at the base does not rise above 0.5 volts. At this voltage, there will be current down through the lower 5K resistor to ground. This current must come from the +5 supply down through the upper 5K resistor and the diodes, D1 and D2. Hence the diodes must be conducting. This current will be 0.1 mA. The voltage at point P will be

\[ V_P = 0.5 + 0.7 + 0.7 = 1.9 \text{ Volts} \]

The current \( I_1 \) is

\[ I_1 = (5-1.9)/5K = 0.62 \text{ mA} \]

The current going out through the input diode will be

\[ I_{in} = -(0.62 - 0.1) = -0.52 \text{ mA} \]

indicating that the input diode is still conducting. Figure 5 shows the resulting circuit with the circuit models included. The maximum voltage at the input that is guaranteed to be recognized as a low is

\[ V_{inL_{max}} = 1.9 - 0.7 = 1.2 \text{ Volts} \]

This result is included in the table of terminal specification at the end of this chapter.
ANALYSIS WITH ALL INPUTS HIGH

When all inputs are high, all current down through the upper 5K resistor will go toward the base of the transistor, causing it to saturate. The series diodes will obviously be conducting, and we will show that the input diodes are cutoff. Figure 6 shows the circuit with these models.

The voltage at point P is

\[ V_P = 0.8 + 0.7 + 0.7 = 2.2 \text{ volts} \]

Thus, \( I_1 \) is

\[ I_1 = \frac{(5-2.2)}{5K} = 0.56 \text{ mA} \]

This current will go through the diodes toward the base of the transistor. Some of the current will go down through the lower 5K resistor with the rest going into the base of the transistor. With the transistor saturated, the current going down through the 5K resistor will be

\[ I_2 = \frac{0.8}{5K} = 0.16 \text{ mA} \]

The base current then is

\[ I_B = 0.56 - 0.16 = 0.4 \text{ mA} \]
If the transistor is to be saturated, the maximum collector current is

\[ I_{C_{\text{max}}} = \beta I_B = 30 \times 0.4 \text{ mA} = 12.00 \text{ mA} \]

at saturation, the current coming down through the 2.2K collector resistor is

\[ I_3 = (5-0.2)/2.2K = 2.182 \text{ mA} \]

this current is much less than the maximum saturation current and we see that with no load, the transistor will, indeed, be in saturation. In fact, there is excess capacity in collector saturation current. This excess capacity can be used to sink external load current. This current is called \( I_o \) or load current. The maximum load current this gate can sink is

\[ I_{oL_{\text{max}}} = 12.00 \text{ mA} - 2.182 \text{ mA} = 9.818 \text{ mA} \]

Note that this current is entering the terminal of the gate, hence, is positive.

**CALCULATION OF \( V_{\text{inHmin}} \) and \( I_{\text{inH}} \)**

We need to go back now and look at the input voltage in Figure 6 and determine the minimum allowable input voltage that will still be recognized as a high, \( V_{\text{inHmin}} \). There are several ways we could define this value, but we will use a straightforward definition. That is, we will define the input to be high as long as no current flows through the input diodes. In other words, as long as the input diodes are cutoff. Thus,

\[ V_{\text{inHmin}} = V_P - 0.60 = 2.20 - 0.60 = 1.6 \text{ Volts}. \]

Since the input diodes must remain cutoff, \( I_{\text{inH}} = 0 \).

**CALCULATION OF FANOUT**

If several load gates are connected to the output terminal of the gate we are looking at, we need to look at the current output drive capability compared to the input current requirements of the load gates. Because the input current is zero when high, an infinite number of load gates can be driven when high. However, the DTL gate requires current when the input is low. This situation is shown in Figure 7. We made that calculation earlier and found \( I_{\text{inL_{max}}} = -0.82 \text{ mA} \). Note that this current is negative meaning that it is coming out of the input terminal. We also found the output of a gate can sink 9.818 mA when it is low. We can now calculate the fanout.

\[ \text{Fanout} \leq \frac{I_{C_{\text{max}}}}{I_{\text{inL}}} = \frac{9.818}{0.82} = 11.97 \]

The maximum number of gates that can be driven as loads is 11.

Fanout = 11
We also need to check voltage compatibility. That is, \( V_{oh} > V_{inH_{\text{min}}} \) and \( V_{ol} < V_{inL_{\text{max}}} \) which is true as shown in Figure 8 where \( V_{oh} \) is given at no load condition because \( I_{inH} = 0 \).

**Figure 8.** Comparison of output and input voltages for DTL gate.

**CALCULATION OF \( V_{oh} \) AND \( I_{oh} \)**

We now have calculated all terminal characteristics except for the output voltage and current when the output is high. Because \( I_{inH} = 0 \), with any number of loads there will be zero load current. Thus, \( V_{oh} = 5.0 \) Volts. This specification is satisfactory if the only load is other gates. In many cases, however, we wish to use other types of loads and additional information is necessary.

When the output is high, the transistor is cutoff and any current coming out of the gate will come from the supply through the collector resistor. One way to define the output is when the output is allowed to drop as low as \( V_{inH_{\text{min}}} \) (although this is by no means the only way). Using this definition, we can calculate the output current as

\[
I_{oh} = \frac{-(5-1.6)}{2.2K} = -1.545 \text{ mA}
\]

Again, the negative sign indicates that current flows out.

We now have a complete set of specifications for the DTL gate as shown in Table 1.
Table 1. Terminal Specification for the DTL GATE

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{inL_{max}}$</td>
<td>1.2 V</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>0.2</td>
</tr>
<tr>
<td>$V_{inH_{min}}$</td>
<td>1.6 V</td>
</tr>
<tr>
<td>$V_{OH}$ (at $I_{OH} = 0$)</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>= 1.6 (at $I_{OH} = \text{max}$)</td>
</tr>
<tr>
<td>$I_{inL}$</td>
<td>-0.82 mA</td>
</tr>
<tr>
<td>$I_{OL_{max}}$</td>
<td>9.818 mA</td>
</tr>
<tr>
<td>$I_{inH}$</td>
<td>0</td>
</tr>
<tr>
<td>$I_{OH_{max}}$ (at $V_{OH} = V_{inH_{min}}$)</td>
<td>-1.545 mA</td>
</tr>
</tbody>
</table>

Fanout = 11

Exercise:
In the above discussion, $V_{OH}$ was allowed to drop all the way to $V_{inH_{min}}$. Allowing it to drop this low, makes the high noise margin, $NMH = 0$. A more appropriate noise margin would be to make $NMH$ equal to the $NML$. Calculate the $I_{OH}$ under this condition.

(ans. -1.09 mA)

OTHER LOGIC FUNCTIONS

While the NAND function can be used to implement any logic expression, it is often convenient to use other functions. Figure 9, 10, 11, and 12 show how four other function could be implemented. Figure 9 is the AND function, Figure 10 is the NOR function, Figure 11 is the OR function, and Figure 12 is the AND-OR-INVERT, AOI, a very useful function when implementing sum-of-products logic expressions.
Figure 11. DTL OR gate

Figure 12 DTL AND-OR-INVERT gate
EXERCISES

1. For the following two DTL gate circuits as shown:
   a. Write the logic levels (H or L) at both inputs and the output.
   b. What is the state of the transistor?
   c. Draw arrows showing the direction of all currents in the circuit.

   ![Circuit Diagram]

   For the following exercises, the manufacturer of DTL gates gives the following specifications:
   \[ V_{inLmax} = 1.00 \text{ Volts} \quad V_{oLmax} = 0.30 \text{ volts} \]
   \[ V_{inHmin} = 2.00 \text{ volts} \quad V_{oHmin} = 2.75 \text{ volts} \]
   \[ I_{inLmax} = -1.00 \text{ mA} \quad I_{oLmax} = 10.00 \text{ mA} \]
   \[ I_{inH} = 0.00 \quad I_{oHmax} = -5.00 \text{ mA} \quad (@V_o = 2.75 \text{ v}) \]

3. A logic system shown below is made up of DTL gates.
   1. Write the logic level (H or L) beside each input and output for each gate.
   2. Draw arrows beside each connecting wire, including inputs and outputs, showing the direction of current in the wire. If zero, write I=0.

   ![Logic System Diagram]

4. On the diagram, give the magnitude of all currents except the two final outputs.
5. Determine the minimum value of each of the load resistors if the gates are to be operated within specifications and logic levels are preserved.

\[ R_{\text{pullup min}} = \quad \quad R_{\text{pulldown min}} = \quad \quad \]

6. The circuit below is used to interface a switch to the DTL gate specified above. It is assumed that with the switch in one position, the gate sees a valid logic low, and when the switch is in the other position, the gate sees a valid logic high.
   a. Indicate on the drawings, which logic level the gate input sees.
   b. Draw arrows showing currents when the switch is open and when the switch is closed.

![Circuit Diagram]

7. For the input interface circuit above, determine the maximum value of \( R \) that can be used and still have the gate operate within specifications. What determines the minimum value of \( R \)?

\[ R_{\text{max}} = \quad \quad \]

\( R_{\text{min}} \) is determined by:
Problems

1. Your employer, Mountaineer Logic, Inc., is developing a new line of discrete DTL gates shown below. Write up a specification sheet for the device. (Use nominal calculations only.) Define the high level output current at $V_o = V_{inHmin} + 1.0$ volts. Use a tabular format similar to the DTL data sheet given in this chapter. Assume the following diode and transistor models.
   $V_{Dcutin} = 0.6$, $V_{Don} = 0.7$, $V_{BEcutin} = 0.5$, $V_{BEsat} = 0.8$, $Beta = 20$

2. The Quality Control Department of MLI just called you about the DTL gate above. It seems they connected it to a network with a single load gate. The output rise time seemed much too long. Upon questioning, you discover that they used a very long wire to connect between the driver and the load. You estimate that the capacitance of the wire to be 5000 pF as shown in the figure below. Estimate how long it will take to charge the capacitor so the output of the gate to rise from a "low" to $V_{inHmin}$. Because you are a professional, present only the circuit you used, the results, and the assumptions you made (including circuit models). Do not show details of the calculations.

3. The manufacturer’s specifications for a DTL gate are:

   \[
   \begin{align*}
   V_{inLmax} &= 1.00 \text{ volts} & V_{oLmax} &= 0.30 \text{ volts} \\
   V_{inHmin} &= 2.00 \text{ volts} & V_{oHmin} &= 2.75 \text{ volts} \\
   I_{inLmax} &= -1.00 \text{ mA} & I_{oLmax} &= 10.00 \text{ mA} \\
   I_{inH} &= 0.00 & I_{oHmax} &= -5.00 \text{ mA (@} V_o = 2.75 \text{ v)}
   \end{align*}
   \]

   This gate is used to drive two identical gates, plus a resistive load as shown. Determine the allowed range for $R_1$ if $R_2 = 2200$ Ohms.
4. A DTL gate has an additional diode added as seen in the circuit below. Determine $V_{\text{inLmax}}$, $V_{\text{inHmin}}$, $I_{\text{inL}}$, $I_{\text{inH}}$, and $I_{\text{oLmax}}$.

Diode Models:
$V_D = 0.60$, $V_{\text{Don}} = 0.70$ volts

Transistor Models:
$V_{BE} = 0.50$, $V_{BE\text{sat}} = 0.80$, $V_{CE\text{sat}} = 0.20$, Beta = 20

6. Two logic families are being used in a logic system. Their terminal specifications are given below. Fill in the compatibility chart.

<table>
<thead>
<tr>
<th></th>
<th>Mc00</th>
<th>WV00</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{inLmax}}$</td>
<td>1.00</td>
<td>1.50</td>
</tr>
<tr>
<td>$V_{\text{inHmin}}$</td>
<td>2.00</td>
<td>3.00</td>
</tr>
<tr>
<td>$I_{\text{inL}}$</td>
<td>-0.500</td>
<td>-1.00 mA</td>
</tr>
<tr>
<td>$I_{\text{inH}}$</td>
<td>1.00</td>
<td>0.050 mA</td>
</tr>
<tr>
<td>$V_{\text{oLmax}}$</td>
<td>0.50</td>
<td>0.75</td>
</tr>
</tbody>
</table>
7. In the following logic circuit, all the gates are Mc00 gates whose specifications are given below. Determine the range of resistance allowed for the resistor R such that all gates are working within their specifications. Note that the load gates must see a legitimate logic low and legitimate logic high.

\[ V_{\text{inLmax}} = 1.00 \quad V_{\text{inHmin}} = 2.00 \quad I_{\text{inL}} = -0.50 \quad I_{\text{inH}} = 1.00 \]

\[ V_{\text{oLmax}} = 0.50 \quad V_{\text{oHmin}} = 2.50 \quad I_{\text{oLmax}} = 5.50 \quad I_{\text{oHmax}} = -7.00 \]